ABSTRACT Pulse thermal processing (PTP) has been explored for low thermal budget integration of indium gallium zinc oxide (IGZO) thin film transistors (TFTs). The IGZO TFTs are exposed to a broadband (0.2-1.4 µm) arc lamp radiation spectrum with 100 pulses of 1 m pulse width. With power density of 3.95 kW/cm 2 and 0.1 s total irradiation time, the PTP treated IGZO TFTs showed comparable or improved switching and bias stability properties, at significantly lower thermal budget, to furnace annealed IGZO TFT. The typical field effect mobility µFE, threshold voltage VT, and sub-threshold gate swing S.S were calculated to be 7.8 cm 2 /V·s, 8.1 V, and 0.22 V/decade, respectively. The observed performance shows promise for low thermal budget TFT integration on flexible substrates exploiting the large-area, scalable PTP technology.
I. INTRODUCTION
The key requirement for a number of new large-area electronic applications such as flexible/rollable displays, electronic skins or wearable electronics is the direct fabrication of electronic devices, especially thin-film transistors (TFTs), on flexible substrates [1] , [2] . Although many studies have reported on organic and a-Si TFTs on flexible substrates, they exhibit low mobilities typically less than 1 cm 2 /V·s [3] , [4] . A promising candidate is amorphous indium gallium zinc oxide (a-IGZO) TFTs due to high electrical performance and superior large area [5] . a-IGZO TFT performance is nearly unaffected by the choice of rigid or flexible substrate. a-IGZO TFTs on polymer substrates are processed using room temperature or low temperature techniques [2] , [5] - [7] . However, a reduction in processing temperature results in lower TFT switching and reliability characteristics limiting its suitability for low-temperature electronic applications [8] . In general, furnace annealing above 300 • C is effective for obtaining good transfer characteristics and stable IGZO-TFTs [9] - [11] , but processing temperatures above 150 • C are not compatible with most flexible polymer substrates. To address the low temperature integration issue, excimer laser annealing (ELA) has been explored [12] , [13] . However, the small laser beam size is a major limitation to meet the high throughput and low-cost demands of large area roll-to-roll manufacturing. Attempts have been made to use ultraviolet (UV) lamp irradiation [13] . Although bias stress stability improves, the TFT characteristics have been found to degrade as a function of UV irradiation time. Pulse thermal processing (PTP) technique has been exploited for the low thermal budget integration of a-IGZO TFTs on thermally sensitive polymer substrates. PTP uses pulses of high intensity light with µsec to msec pulse width from a directed plasma arc, which produces a broad radiant spectrum with wavelengths ranging from 0.2 to 1.4 µm (UV to IR) and applies controlled heat fluxes (up to 20 kW/cm 2 ) to 2168-6734 c 2015 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 297 FIGURE 1. Schematics of pulsed thermal processing system. material surfaces with large area processing capability (currently up to ∼ 1000 cm 2 ) [14] - [17] . Therefore, thin films on polymer substrates can be processed at locally higher temperatures with little to no harmful effects on the substrate material within very short durations (msec range) [17] . Additionally, PTP allows roll-to-roll processing of materials with cost effective and large scale. Although micro plasma jet has been explored for crystallization and improvement of a-Si TFTs [18] , [19] as an alternative short time thermal processing, the small treatment size of few mm is a major limitation for the high throughput and large area roll-to-roll manufacturing as similar as ELA process.
In this study, we report on the switching and bias stress reliability characteristics of IGZO TFTs treated by PTP. Conventional furnace annealed TFTs are also analyzed and compared. The results show the proposed PTP is a promising candidate to realize low thermal budget integration of IGZO TFTs for flexible electronic applications.
II. EXPERIMENT
A p-type Si (100) and a 100-nm-thick thermally grown SiO 2 layer were used as a common gate and a gate insulator, respectively. A 50-nm-thick a-IGZO layer was deposited at room temperature by sputtering. The pressure was 5 mTorr with Ar:O 2 = 20:5 and deposition power was 80 W. After the active area was patterned by a lift-off method, Cr/Au/Ti (20/50/10 nm) source and drain electrodes were deposited by e-beam evaporation and patterned by the lift-off method. The channel width (W) and length (L) were 50 and 20 µm, respectively. IGZO TFTs were treated by PTP (Pulse Forge 3300) with arc lamp voltages of 200, 250, and 300 V, which correspond to radiant exposure power densities of 1.34, 2.44, and 3.95 kW/cm 2 , respectively. Fig. 1 shows a schematic of the PTP processing setup. Light pulse duration and repetition rate were 1 msec and 1.8 Hz, respectively. Each sample was irradiated with a total of 100 pulses. The same treatment conditions were performed separately on polyimide substrates and no damage was observed. For comparison, TFTs were furnace annealed at 150, 200, and 250 • C in air ambient for 1 hr. The switching and bias stress reliability characteristics were measured using a HP 4156A device parameter analyzer. 
III. RESULTS AND DISCUSSION
Firstly, the switching characteristics of the furnace annealed IGZO TFTs were investigated according to annealing temperature, as shown in Fig. 2 (a). As-fabricated, 150 and 200 • C annealed TFTs showed poor TFT properties. To improve TFT properties, higher annealing temperature was needed to remove weakly bonded oxygen in the IGZO film [11] . After 250 • C annealing, reasonable TFT properties were obtained. The transfer characteristics revealed a small clockwise hysteresis with about 0.76 V at I DS = 10 −10 A, which is likely due to electron trapping at IGZO/SiO 2 interface or within the IGZO channel layer [20] . The saturation field effect mobility µ FE and threshold voltage V T were calculated for the 250 • C furnace annealed TFT using the saturation current equation, 2 , where C i is the capacitance of the gate insulator. The field effect mobility μ FE , threshold voltage V T , and sub-threshold gate swing S.S were 6.7 cm 2 /V·s, 10.9 V, and 0.14 V/decade, respectively, which were extracted from the forward sweep curve at V DS = 10.1 V. With our experiment conditions, good TFT properties could not be obtained with annealing temperatures lower than 150 • C, which is the upper limit of most polymer substrates. If oxygen partial pressure is decreased during IGZO deposition, post annealing temperature can be decreased but such low temperature processing could decrease the performance of the IGZO TFT including field-effect mobility and bias stress stability [8] . PTP technique was investigated for low thermal budget integration a-IGZO TFTs on polymer substrate. Fig. 2(b) shows the transfer curves of the PTP treated IGZO TFTs according to the radiant exposure power density. TFTs showed poor properties for the power density less than 2.44 kW/cm 2 . With the 3.95 kW/cm 2 power density, good TFT properties were obtained. The transfer characteristics also showed a small clock-wise hysteresis with about 0.84 V at I DS = 10 −10 A, similar to furnace annealed TFTs. The μ FE , V T , and S.S were 7.8 cm 2 /V·s, 8.1 V, and 0.22 V/decade, respectively. Thus, even though the PTP annealing has a much shorter annealing time (total 0.1 sec), the TFT properties are comparable or superior to 1 hr furnace annealing at 250 • C. Although the surface temperature could not be measured directly, it is likely due to higher surface temperature during PTP [16] , [21] because TFT properties become improved as annealing temperature increases [11] , [22] . During the annealing process the oxygen content of the films is being adjusted to an equilibrium point, either by oxygen incorporation or by removal of weakly bonded oxygen atoms from the structure, depending on the film's deposition conditions. As the temperature increases, this reaction rate increases. The high peak temperature can raise concern for the damage to the polymer substrate. However, the temperature increase is localized on the surface by photon absorption and the temperature decays back to room temperature during off-period (555 msec in this study) [21] . To investigate whether polymer substrate can be damage or not, the same PTP treatment conditions were performed separately on polyimide substrates and no damage was observed as mentioned in the experimental section. For the more thermal sensitive polymer substrate, the optimization of pulse duration, power and repetition rate is needed. X-ray diffraction (XRD) measurements were conducted to analyze the impact of high PTP fluence on IGZO phase. No diffraction peaks were observed in the XRD patterns, indicating that the IGZO films remained amorphous. The PTP effect was also investigated by atomic force microscopy (AFM). A root mean square value (RMS) of roughness was 0.32 and 0.31 nm for the untreated and PTP treated IGZO, respectively. After PTP treatment, IGZO surface remained smoothly and it indicates IGZO film maintained an amorphous phase. If the IGZO thin film is crystallized after PTP, the surface roughness should be increased resulting from grains forming [23] . To investigate whether nanocrystalline is formed or not, transmission electron microscopy (TEM) analyses will be performed.
TFT reliabilities were evaluated in terms of bias stress stability for the both furnace annealed and PTP treated TFTs. During stress, a ±20 V bias was applied to the gate while source and drain were grounded. The gate bias was interrupted at various times to record the transfer characteristics at V DS = 10.1 V. In the case of negative gate bias stress, the transfer curve was stable relative to the initial one for the both TFTs, indicating complete transistor channel depletion at the applied bias with no available charges for charge trapping [24] , [25] . In the case of positive gate bias stress, only positive V T shift was observed in both TFTs without mobility degradation and subthreshold slope change, which suggests the creation of electron trapping sites at the interface or in IGZO channel layer is negligible and the TFT instability mechanism is mainly due to electron trapping in the IGZO channel layer [20] , [24] . Fig. 3 shows the time dependence of V T shift with positive bias stress. The time dependence of the V T shift is in agreement with the stretched-exponential equation [13] , [24] rather than a logarithmic time dependence model [25] . The stretched exponential equation has been developed for the charge trapping mechanism in a-Si TFTs, which hypothesizes the emission of trapped charges toward deep states in the bulk dielectric for longer stress time and larger stress bias [24] , [26] . But this model is irrespective of the microscopic details of the process involved and can allow the quantification of the device stability [27] . The stretched exponential equation is defined as
V T is the threshold voltage shift caused by bias stress and
, where V T0 is the threshold voltage before stress. τ = τ 0 · exp(E τ /kT) represents the characteristic trapping time constant (relaxation time) and β = E a /E τ is a dispersion parameter in which E a is the thermal activation energy and E τ is the average effective energy barrier that electrons in the a-IGZO TFT channel need to overcome before they can enter the insulator [24] . Fig. 3 shows that the V T shift fits well with the stretched exponential model. The extracted β values for the furnace annealed and PTP treated are 0.63 and 0.68, respectively, and τ values for the furnace annealed and PTP 1330 and 1854 sec, respectively. The PTP treated TFT showed comparable or improved bias stability to the furnace annealed TFT even though it has much shorter cumulative process time. This improvement in bias stability with PTP treatment is attributed to better modification of the semiconductor/insulator interface and/or local atomic rearrangement and improved bonding with higher temperature. The stability of PTP treated TFT is expected to be further improved if proper passivation layer is introduced because threshold voltage shift also comes from the dynamic interaction between the IGZO back channel and the ambient atmosphere [24] .
IV. CONCLUSION
In summary, pulsed thermal process is demonstrated as an alternative post-annealing process for lower thermal budget process on polymer substrate with large area and roll-to-roll processing capability. The comparable or improved TFT properties to furnace annealed were obtained using PTP even though it requires much shorter process time and it is attributed to the higher surface temperature. Although this work is done on Si/SiO 2 substrate, the achieved results demonstrate that PTP is a promising candidate to realize low thermal budget integration of IGZO thin film transistors for flexible electronic applications. Future work will focus on applying these results to IGZO TFTs on flexible polymer substrates. In this case, it is required that further process optimization of pulse width, repetition rate, and power because thermal SiO 2 cannot be used as a gate insulator. In our separate experiment, lower annealing temperature is needed when a plasma enhanced chemical vapor deposition (PECVD) SiO x layer is used as a gate insulator compared to thermal SiO 2 , which is likely due to the hydrogen in PECVD SiO x layer. Therefore, the PTP process conditions of shorter pulse width, lower repetition rate, and/or lower power are expected for the IGZO TFTs on flexible polymer substrates with PECVD gate insulator layer.
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